LSI Design Technology for Ultra-low Voltage Operation
نویسندگان
چکیده
منابع مشابه
Design Strategies for Ultra-Low Voltage Circuits
Energy efficiency is an emerging metric for the quality of integrated circuit designs. Applications ranging from wireless sensor networks to RFID tags to embedded microprocessors require extremely low power consumption to maintain good battery life. We advocate the use of aggressively scaled supply voltages in such applications to maximize energy efficiency. This paper reviews our recent progre...
متن کاملDesign guidelines to achieve minimum energy operation for ultra low voltage tunneling FET logic circuits
A tunneling field effect transistor (TFET) attracts attention, because TFET circuits can achieve better energy efficiency than conventional MOSFET circuits. Although design issues in ultra low voltage logic circuits, such as the minimum operatable voltage (V DDmin), have been investigated for MOSFET's, V DDmin for TFET's have not been discussed. In this paper, V DDmin of TFET logic circuits is ...
متن کاملLSI Design Flow Development for Advanced Technology
LSIs that adopt advanced technologies, as represented by imaging LSIs, now contain 30 million or more logic gates and the scale is beginning to approach the level of 100 million gates. As compared with the 90 nm process generation, this is three to ten times the number of gates. With advanced technologies such as 40 nm and 28 nm, the process characteristics become remarkably complex and wiring ...
متن کاملBoosted Voltage Scheme with Active Body-Biasing Control on PD-SOI for Ultra Low Voltage Operation
In this paper, we propose an Active Body-biasing Controlled (ABC)-Bootstrap PTL (Pass-Transistor Logic) on PD-SOI for ultra low power design. Although simply lowering the supply voltage (VDD) causes a lack of driving power, our boosted voltage scheme employing a strong capacitive coupling with ABC-SOI improves a driving power and allows lower voltage operation. We also present an SOI-SRAM desig...
متن کاملLow Voltage Operation of Master-Slave Flip-Flops for Ultra-Low Power Subthreshold LSIs
In this paper, we investigate low voltage operation of master-slave flip-flops (MSFFs) for ultra-low power subthreshold CMOS LSI families. Static MSFF, which consists of NAND gates, shows the most stable operation, while dynamic MSFFs are unsuitable for low voltage operation because switching gates fail to operate at low voltage. Low voltage limitation of static MSFF depends on that of CMOS gat...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE ESS Fundamentals Review
سال: 2017
ISSN: 1882-0875
DOI: 10.1587/essfr.10.3_195